 |
 |
|
 |
|
|
|
|
|
|
| |
 |
| PRODUCT OVERVIEW |
Infinior MicroSystems'
IMS16B-Tahoe®
is a 16-bit general-purpose high performance,
Low-cost embedded microprocessor.
The IMS16B supports x86 real-mode instruction
level full-compatibility with up-to-date peripherals. |
|
|
| IMS16B is suitable for variety
of embedded applications including: |
- IP sharing devices (NAT, PAT)
- Mass storage device
- Low-end hand-held device
- DVD/Karaoke player
- Office automation applications (Fax,
Key-phone, …)
- Industrial control applications (PLC,
…)
|
 |
|
|
|
|
|
|
|
|
FEATURE
|
| Compatibility |
- 100% software compatible with x86(i8086/i80186)
real mode
- Supported by widely available native
x86 development tools
(e.g. MASM, TASM, …)
|
| Technology |
- Fully synchronous and static design
- 60MHz operation in 3.3 Volt
- 0.5um 3.3V static CMOS process
- 128-pin QFP (1420 type, Quad Flat Package)
|
| Core |
- 1Mega Byte memory address space
- 64K byte I/O space
- 16-bit Multiplexed AD(Address & Data)
Bus
- Non-Multiplexed 20 Bit Address Bus
- Glueless Bus interface to external memory
systems
|
| Peripheral |
- Chip select
- 1 Upper Memory Chip Select
(Ending address is fixed at FFFFFh)
- 1 Lower Memory Chip Select
(Starting address is fixed at 00000h)
- 6 Peripheral Chip Select
(Block size is fixed at 256 bytes)
- 4 Midrange Chip Select
(Starting address and block size are
programmable)
- PCS and MCS Auxiliary
(Affects both PCS and MCS)
- Timer Control Unit
- Three 16 Bit Programmable Timers
2 External Timers
1 Internal Watch Dog Timer
- DMA Control Unit
- Provides 2 high-speed DMA channels
- Data transfer can occur between memory
and I/O space
- Two Bus cycles are necessary for each
data transfer
- Serial Port Interface
- 1 Async. Serial port
Full duplex operation
7, 8-bit data transfer
Odd parity, Even parity
or No parity
1 or 2 stop bits
Loop back mode
Ability to break character
transmit
Does not contain DMA support
- 1 Sync. Serial port
Operates as the master
port
- SDRAM Control Unit
- Support 1Mb x 16 SDRAM
- Support 4 Banks (512KB x 4 Bank)
- Support up to 128MB using bank switch
- PLL Management Unit
- 1/2, x2, x5 and User Configuration
|
| Software Development
Environment |
- Startup code & Boot loader
- Cross compiler
- RTOS
- TCP/IP Stack
|
| 16B Evaluation Board |
|
|
|
|
|
|
|
|
 |
| |
 |
| |
 |
| µ-Processor
(IMS16E ) |
| DSP
( DSP5 , DSP2) |
| Peripherals |
 |
INTC |
|
DMAC |
|
KBDC |
|
PCMCIAC |
|
NTSC |
|
LCD |
| I/F |
|
SDRAMC |
|
I²C
Host/Target |
|
UDC
(v1.1 compilant) |
|
PCI
(v2.0 target device) |
|
 |
| |
 |
| |
|
|
|
,TCP/IP
stack...
